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ABSTRCl
A High Speed Buffer Board (HSBB) has been developed for the Vector
Measuring Current Meter (VMCM) to implement the transmission of data at 9600
baud over an EIA-485 link. The HSBB significantly extends the VMCM
communication functionality, which was previously limited to 300 baud
transmission via 20 mA current loop or FSK telemetry. The increased speed
allows rapid sampling of a large number of current meters on a common cable
and the EIA-485 circuitry, which was designed for low power operation,
provides a useful multipoint communication method for data transmission over
long cable lengths. SAIL protocol (IEEE 997) was utilized to coordinate data
transfer by the instruents on a common link.
An MC68HCll microcontroller resides in the VMCM, buffering data it
receives at 300 baud from the VMCM UART. In response to a jumper selectable
SAIL address, the MC68HCll offloads the data at 9600 baud via EIA-485 to the
SAIL controller. Synchronous data collection from many instruments is ensured
by the SAIL synoptic set command and an embedded resynchronizationjreset
command. The low power consumption allows deployments of six months or more
with a standard VMCM battery stack.
I INODUCTION
1. i Motivation
Physical oceanographers at the Woods Hole Oceanographic Institution
and elsewhere have recently focused their attention on the dynamics of
surface waves and wave related processes in the upper ocean. Experiments
are underway to develop or refine models of near surface mixing, vertical
transport, and velocity and density field variability. The influence of
wind and wave conditions on such processes as Langmuir Circulation, near-
surface shear, bubble clouds and turbulence, is being examined.
In order to establish these relationships, oceanographers needed data
of greater temporal and spatial resolution than that of previous
experiments. In particular, data collected by Vector Measuring Current
Meters (VMCM's) had to be acquired at a higher rate, with closer spacing,
over sufficient depth to resolve the structure of the near surface mixed
layer. Therefore, a High Speed Buffer Board was developed for VMCM's as
part of the Surface Wave Physical Processes Program (SWAPP), to provide
transmission of velocity and temperature data at 9600 baud over an EIA-485
link using SAIL protocol. The board extends the use of VMCM's to the
investigation of short time constant events.
i.2 Design Requirements
The HSBB was designed to enable up to 20 self-powered, uniquely
addressed VMCM's to send a 39 character data string over 200 meters of sea
cable, in under 2 seconds, for a period of up to two months. This
requirement determined the features of the HSBB which include implementation
of SAIL protocol and EIA-485 data telemetry, use of CMOS parts for low power
consumption, and 9600 baud serial data communication capability. A further
requirement was that the VMCM sampling interval could be periodically reset
to prevent significant oscillator/time base drift over the course of a
deployment. This led to the design of a resynchronization module which
resets the VMCM when triggered by the HSBB upon receipt of a SAIL command
over the sea cable.
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II DESIGN DESCRP'ION
The HSBB was developed for use with the EG&G Model 630 Vector
Measuring Current Meter equipped with the SAIL option. Figure 1 shows the
maj or functional blocks. The schematic is included as Figure 3 on page 7.
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Figure 1.
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2. 1 Kicrocontroller and Related Circuitry
At the heart of the HSBB is a Motorola MC68HCllA2, a CMOS
microcontroller with on-chip EEPROM, RA, IjO ports, a serial communication
interface, and interrupts. A 3.6864 MegaHertz crystal drives an internal
clock generator circuit to provide a processor clock at one fourth the
crystal frequency or 921.6 kiloHertz. Since power consumption is a function
of clock speed, operating at this low frequency limits the power cost.
The microcontroller performs the major task of the HSBB, to receive
300 baud serial data from the VMCM, buffer it in RA, and transmit it at
9600 baud in response to a SAIL request. The 68HCll' s serial communication
interface (SCI) is used for the 300 baud communication with the VMCM. Five
bits in the Baud Rate Register determine pre-scaler and rate control values
for generation of transmitter and receiver clocks from the processor clock.
One of the five SCI interrupts, the Receiver Data Register Full interrupt,
alerts the microcontroller when a character has arrived from the VMCM and
should be stored in a RA buffer.
The 68HCllA2 has 256 bytes of RA, which can be relocated to any
unused 4 kilobyte boundary in the microcontroller's memory space. In the
HSBB, they are located at the default starting address (0000) where they
provide stack space and storage space for variables and buffers. The HSBB
memory map is shown below:
HSBB Memory Map
Hexadecimal AddressesRA OOOO-OOFF
stack 0036-005E
(grows down)
variables 005F-0070
buffers 009B-OOFF
Registers lOOO-103F
82C50 UART (memory mapped I/O) 9000-9FFF
EEPROM F800-FFFF
code space F800-F8BF
interrupt vectors FFCO-FFFD
reset vector FFFE-FFFF
Figue 2
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The HSBB firmware is located in the 2 kilobytes of EEPROM which
reside at hexadecimal adresses F800 to FFFF. The chip also has a built-in
high voltage charge pump for EEPROM programing and erasure. The MC68HCllA2
was selected for use in the HSBB because the other members of the 68HCll
family had at most 512 bytes of EEPROM and would have required an additional
EEPROM or EPROM chip to store the 750 bytes of code.
The HSBB has the 68HCll' s MODA and MODB pins pulled high through 8.2
kilohm resistors which configures it for the expanded multiplexed mode of
operation. This provides 64 kilobytes of address space using ports Band C
as ~ddress lines. A 74HC373 (octal D latch chip) demultiplexes the low
order address lines from the data lines which share Port C in this mode.
The microcontroller's Address Strobe timing signal (AS pin) is used to
enable the 74HC373 to latch the address lines when they appear on the Port C
pins.
The address space generated in this mode is used for memory mapped
I/O of the 82C50 dedicated UART, operated at 9600 baud. UART timing signals
are generated from the microcontroller E clock and read/write pin (R/W) 
,
some CMOS logic gates, and an RC network. The UART is mapped to hexadecimal
address 9xxx and the three lowest order address lines select the registers
to write to or read from. A 3.6864 MegaHertz crystal provides the clock
for the 82C50' s baud rate generator. This frequency is the same as the
microcontroller crystal so that if HSBB power consumption needs to be
reduced, one of the crystals could be eliminated.
The SAIL address selection circuit makes use of eight input port pins
and one output port pin. During initialization, the microcomputer raises
port pin PA6 to energize one side of jumpers J4-Jll. The other side of the
jumper block is tied to ground. The middle posts, which can be jumpered to
either side to indicate a "0" or a "1", are connected to port pins PD2-6 and
PEO-3 and are read by the microcomputer to determine the SAIL address. When
the address has been read, the microcontroller brings PA6 low again to
conserve power.
Early tests of the MC68HCll \ A' series revealed a need for a low
voltage inhibit circuit to prevent corruption of EEPROM contents in case of
a low supply voltage (VDD). A SEIKO 8054 resets the 68HCll if it detects a
low power supply voltage thus preventing execution of instructions when VDD
is too low to support proper operation. This circuit solves the problems
potentially associated with the power on sequence and low battery
conditions. Motorola has subsequently solved the EEPROM corruption problem
and any future versions of the HSBB can leave out low voltage protection.
2.1. a Upgrade of Microcontroller
Motorola has discontinued production of the MC68HCllA2 and has
replaced it with an upward compatible part, the XC68HC8llE2. 48 pin DIPs
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were used on the HSBB rather than the more compact 52 pin PLCC packaged
chips, which were unavailable at the time the HSBB's were constructed. For
future production runs, the 48 pin DIP version of the XC68HC8llE2 can be
substituted for the MC68HCllA2 without any changes.
2.2 EIA-485
2.2.a Choice of EIA-485
The requirements of remote oceanographic field work necessitate the
development of low power telemetry systems for instruments. Two SAIL
telemetry options were available for the VMCM prior to the design of the
HSBB, 300 baud 20 milliamp current loop and 300 baud Frequency Shift Keying
(FSK) telemetry. Neither of these options could easily be extended to 9600
baud over long cable lengths at low power so EIA-485 telemetry was selected
for implementation.
EIA-485 is a two wire, multipoint, differential bus standard which
allows data rates up to 10 Megabits per second over cable lengths up to 4000
feet and provides a high level of noise immunity. The modest requirements
of the HSBB allowed the EIA-485 implementation to abandon the high data rate
and cable length capabilities in order to achieve a low power consumption
design which interfaces reliably with commercially available EIA-485
implementations.
2.2.b EIA-485 Circuitry
The interface between the EIA-485 and CMOS circuits on the HSBB
consists of three lines: Data In, Data Out, and -XMIT. The Data signals are
standard "+5" and "0" volt CMOS levels with a mark or a stop bit represented
by a +3.5 - +5 volt line and a space or start bit represented by a 0 - 1
volt level. The - Xmit pin is active low, i.e. when a character is to be
sent, the -Xmit pin must be pulled down to enable the line driver chips
which buffer the Data signals.
Tranmitter
When the -Xmit pin is low (active), the inverting buffers of the
74HC240 chip are enabled and both a buffered Data Out signal and an inverted
buffered Data Out signal are supplied to the gates of transistors Ql, Q2,
Q3, and Q4. Ql - Q4 are two complimentary pairs of MOSFETS which drive EIA-
485 terminals A and B oppositely. 120 Ohm resistors R2, R3, R6, and R7
limit the slew rate to reduce crosstalk in bundled cables, mask any ,line
imbalance due to unequal Rdson of the FETs, and most importantly, limit the
fault current in the case of a shorted line or bus contention. Using
separate upper and lower resistors also reduces totem pole current spiking
during transmitter transitions.
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When the -Xmit line is high (passive), the 74HC240 is tristated,
allowing the gate resistors to shut off Ql-Q4. Diodes Dl-D4 prevent the
substrate diodes of Ql-Q4 from conducting thereby isolating terminals A and
B from the transmitting circuit. The use of gate resistors also assures
that the transmitter will become passive upon loss of power.
Receiver
The receiver centers around an ICL 7611, a low power CMOS op amp. It
is isolated from the EIA-485 lines by 1 Megohm resistors (R12 and R17) which
protect it from damaging overloads. The EIA-485 standard requires that the
receiver be able to function in the presence of +/- 7 volts of common mode
noise. A balanced 8 to 1 voltage divider consisting of R12, R13, R15, R17,
reduces the amplitude of the signal plus noise to prevent exceeding the
common mode range of the op amp. Rll, R14, and R16 set the bias points of
the amplifier. R14 provides a slight offset to provide for a stop bit
condition when no valid signal is being received, such as when all
transmitters on the line are passive. C14, although not normally required,
may aid in noise rej ection in exceptionally high noise environments.
The trade-off between power consumption and slew rate of the
amplifier is determined by pin 8 of the op amp, the quiescent current
programming pin. Connecting this pin to the threshold voltage provides for a
power consumption of only 100 microamperes while providing adequate slew
rate for receiver operation at 9600 baud. The op amp output is compatible
with CMOS logic chips and feeds directly into the 82C50 UART Serial Data
Input line.
Figue 4. HSBB
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2.3 Firmare
The firmware for the HSBB was written in the assembly language of the
MC68HCll on an IBM-PC compatible computer. It was assembled and converted
to Motorola S19 format and downloaded to the 2 KiloBytes of EEPROM residing
on the microcontroller I. C., using a Motorola Evaluation Module and the
EVl1bug monitor. The code takes up only 750 bytes so there is room for
special purpose modification without adding additional code space. The
microcontroller has 256 bytes of on-chip RA of which 170 bytes were used
for variables and stack space.
2.3. a SAIL Protocol
The firmware implements SAIL protocol (IEEE 997) which regulates data
flow among multiple instruments on a common link. A central SAIL controller
(typically a data acquisition computer) communicates with a given instrument
by sending an Attention Character (#) followed by the instrument's unique
two digit SAIL address. For the HSBB-configured VMCM, this address is set
on HSBB jumpers and on a switch on the VMCM serial card. During
initialization, the HSBB 68HCll reads the jumper block which is tied to port
pins PEO-PE3 and PD2-PD6.
The SAIL standard also includes a Synoptic Data Access function which
allows the SAIL controller to cause all instruments on a link to
simultaneously store data, to be acquired when the instruments are addressed
individually. When the HSBB receives the Synoptic Set address, #79, it
stores the location of the most recently acquired buffer of data in
anticipation of a subsequent query from the SAIL controller. Upon receipt
of an Attention character and its SAIL address followed by the VMCM data
offload command (R), the HSBB transmits the stored VMCM data stream over the
link. The SAIL address #20 has been set aside as a command to reset the
HSBB-configured VMCM for resynchronization.
Table I sumarizes the HSBB's SAIL implementation*:
Table I SAIL COMMS
Commands#r
#79
#20
Responses
send data string
"freeze" data buffer
reset/resynchronize
(n and m are the ASCII characters of the SAIL address)
* When testing the HSBB with a terminal or computer, it is necessary to
send a #79 before each #r.
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2.3. b Triple Bufferin~
The VMCM is preset to convey data through its UART to the HSBB at a
switch selectable interval. This data is triple buffered in the HSBB in
order to ensure that no data will be lost as long as the SAIL controller
sends the Synoptic Set command and a SAIL query over the link at that same
preset interval. The triple buffering prevents data loss which could result
from an offset between the start of the SAIL controller's interval and the
start of the VMCM interval. A query must be sent within one sample interval
after a Synoptic Set in order to ensure retrieval of the frozen data.
HSBB intervals
Filling Filling Fill ing Filling
Buffer 1 Buffer 2 Buffer 3 Buffer 1
freeze 3 send 3 freeze 1 send 1 freeze 2 send 2 freeze 3
#79 / 1'#79 I #79 I #79
#nm #nmR #nm
Interval Interval Interval Interval
1 2 3 4
SAIL Controller Intervals
Figue 5.
During each HSBB interval, it is necessary to have one buffer which
is being filled by incoming VMCM data, a second buffer which has been
frozen and is ready to be sent upon receipt of #n, and a third
buffer which has been filled and is ready to be frozen upon receipt
of #79.
2.3. c Use of Interruuts
There are two asynchronous serial channels used simultaneously by the
HSBB. The HSBB standalone UART, the 82C50, receives and transmits 9600 baud
data over the EIA-485 SAIL link. The 68HCll Serial Communications Interface
(SCI) transmits a 300 baud command to start the VMCM data offload and then
receives the 300 baud data sent by the VMCM at preset intervals.
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The 68HCll makes use of the SCI serial system interrupts to acquire
the VMCM data. The receive data interrupt service routine stores data in the
incoming data buffer and updates the buffer pointer when a new- line
character is received. This frees up the microcontroller to continually poll
the data ready bit in the line status register of the 82C50 and to send the
appropriate data stream when a query is received.
2 . 3 . d Firmare Modules
The HSBB firmware is listed in Appendix 1. It is described in detail below.
buffini t routine -
HSBBFLIP .ASM is a modular program made up of the following building blocks:
sailinit routine -
initializes the input pointer by loading it
with the address of the first of the three
buffers.
reads the SAIL address from the jumpers
ser init routine - sets up the 68HCll Serial Communication
Interface (300 baud) and the 82C50 Uart (9600
baud)
ctrdelay routine -
prepvmcm routine -
half second delay routine for tweaking timing
where necessary
preparing VMCM for a command (guarding against
a VMCM idiosyncrasy of missing the first
characters sent after a reset)
startvmcm routine - instructing VMCM to offload data every 2 seconds
through its serial port
addr routine -
sendchar routine -
newbuf routine -
sendi t routine -
da routine -
senbf routine -
called by startvmcm, sends SAIL address to VMCM
68HCll SCI transmit character routine
puts proper buffer address into input buffer
pointer
82C50 UART transmit character routine
82C50 UART receive character routine for polling
of data available status
sends the most recently frozen buffer via the
82C50 UART
~ 10 -
convbufno and convposn routines - for diagnostic/debug use
synch routine - sends pulse to resynchronization module to
initiate a reset
freeze routine - stores a pointer to the most recently filled
buffer after a SAIL synoptic set command was
received
rcvint routine - interrupt service routine for the 68HCll SCI
interrupt, storing incoming characters and
looking for the end of a data string.
2. 3 . e Firmware Synoos is
The program consists of three parts: initialization, SAIL listening
and execution, and servicing of the SCI receive data interrupt.
Initialization occurs after reset and consists of reading the SAIL address,
initializations of the buffers and serial channels, and initiation of the
VMCM automatic data offload.
In the main loop of the program, the microcontroller polls the 82C50
line status register to determine if a SAIL character has arrived. If so,
it reads the character and determines if a SAIL command has been received.
If a synoptic set command has been received, the freeze routine is called in
order to store a pointer to the most recently filled buffer. If a data
offload command has been received, the contents of the most recently frozen
buffer are sent out the EIA-485 channel. If a resynchronization command
has been received, the microcontroller calls the synch routine to reset the
VMCM.
While the main loop is being executed, SCI receive interrupts can
occur and the 300 baud VMCM data is collected and buffered. The last
character in a data string will initiate a buffer pointer bookkeeping/reload
by the newbuf routine. No characters should be missed on either serial
channel because of the short duration of the program instruction cycles with
respect to the transmission rate of the characters.
The source code listed in Appendix 1 also establishes the stack,
variables, constants, and the interrupt vectors at the locations shown on
the HSBB Memory Map (Figure 2).
2.4 Resynchronization Modue
The HSBB can initiate a reset of the VMCM upon receipt of a SAIL
command (#20). This feature enables the central SAIL controller to
- 11 -
resynchronize the data collection periods of the instruments, by issuing
this command over the SAIL channel. When the HSBB receives the
resynchronization command, the 68HCll microcontroller raises port pin PA4
which is wired to a resynchronization module in line with the battery stack
supplying power to the VMCM. The module interrupts the power to the VMCM,
causing a hardware reset.
This somewhat radical method was employed due to unreliable responses
of the VMCM SAIL diagnostic reset and the VMCM reset circuitry. The initial
design made use of the SAIL diagnostic "G" command. In VMCM diagnostic
. mode , the command GOOOO (go to location 0000) should reset the VMCM.
However, this sequence did not always occur as documented and could not be
relied upon for dependable resynchronization.
The second design made use of a 68HCll port pin to pull down the CLR
line of the VMCM's CDP1802 processor to initiate a reset. Although a
hardware modification was made to pull down the CLR line according to the
I. C. ' s specifications, whenever a SAIL command was issued, the VMCM did not
always respond with a reset. In order to achieve a reliable
reset/resynchronization, the power down reset method was adopted.
The resynchronization module (shown in Figure 6) consists of a
CD4098B CMOS Dual Monostable Multivibrator (one-shot), an IRF 9530 p-channel
MOSFET, a pair of DB-9 connectors, and a one pin Molex connector which mates
with a connector on a wire from pin PA4 of the 68HCll. The one shot is
configured with a 2 microfarad capacitor and a 1.499 Megohm 1% resistor so
that a trigger pulse issued by PA4 is converted into a 1.499 second pulse on
the gate of the IRF9530. Since the source is at VDD (battery voltage), VGS
is pulled from - VDD volts to 0 volts for the duration of the pulse. This
turns the FET off and interrupts the power supply to the VMCM which is
connected to the FET's drain. A female DB-9 connector on one side of the
resynch module mates to the VMCM power connector and a male DB-9 connector
on the other side of the module mates to a connector from the battery stack.
ro PM of the
"('-"
Male 08.9 Cortar
Ehlc;1i view
on plnl'leii
CCItor-
"'
Reset
ell
~
Ri.CJ.(1)
CI,(1)
Figue 6. Resynchronization module
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III SPECIFICATIONS
3.1 Power Consumtion
The HSBB draws 10 milliamps at 5 volts (50 milliwatts). An HSBB-
configured VMCM with the tape recorder and transport board removed draws
betweeú 14 and 19 milliamps at 5-6 volts and therefore consumes less than
114 milliwatts. Thus, a standard W.H.O.I. 168 Amp-hour VMCM battery stack
would be discharged to about half of its capacity at the end of a six month
deployment in an HSBB-configured VMCM.
3.2 Data Forit
There are 39 ASCII characters in the string sent by the HSBB to the
central SAIL controller.
The HSBB data string format is shown below:
#nFOrrrrnnnneeee 22 2 2 1 1 1 lcccc ttttCCcr If e tx
#n is an echo of the SAIL attention sign, address, and data offload
command.
FO is the preamble (always FO)
rrrr is the record number which ranges from 0002 to FFFF.
(Record 0001 is used for VMCM initialization.)
nnnn is the North Current Vector.
eeee is the East Current Vector.
2222 is the Rotor 2 count.
1111 is the Rotor 1 count.
cccc is the Compass reading.
tttt is the temperature reading.
CC is a longi tudinal checksum.
CRLF is carriage return/line feed.
ETX is the ASCII end of text character used to indicate the end of
a SAIL transmission.
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The current version of the HSBB firmware appends six diagnostic
characters at the end of the string, before the CR LF ETX characters.
comments at the top of the firmware listing shown in Appendix i detail
diagnostic characters. These characters provide for the determination
the resynchronization interval by indicating the rate of drift between
SAIL central controller time base and the VMCM clock.
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The
these
of
the
IV USING TH HSBB
4. 1 VKCK Backplane .todifications:
A 300 baud Frequency Shift Keying (FSK) telemetry card, previously
developed for the VMCM, required several modifications to the backplane to
convey FSK signals between the endcap and the transciever and to interface
serial data between the telemetry card and the VMCM serial card. (see
Reference 1) To maintain compatibility with FSK modified current meters, the
HSBB utilizes the same modified backplane.
The modifications are shown in Figure 7. Wires are soldered between
the backplane's J12 (endcap signal connector) and J8, the backplane
connector for the HSBB. These transfer EIA-485 signals between the
interconnecting EIA-485 cable and the HSBB's EIA-485 transciever. Jumper
wires are also added between J8 and J7, the backplane connector for the
serial card. These wires transfer CMOS level serial data signals between
the HSBB and serial card. Corresponding traces between J8 and J9 must be cut
since these signals should not be connected to the compass interface board.
o
c.
01
c.
--
c.
CD
c.
\0
n?~ EGc.G
'-
/\
MOTHER 80 ASSY 61742 REVD
4 6
Figue 7. VMCM Backplane Modification
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An "open collector" 2N3904 (npn bipolar junction transistor) on the
HSBB drives the signals which go to the VMCM serial card. The collector is
tied to pin 36 on J8 and the signal enters the serial card at pin 35 on J7
where a 100 kilohm resistor (R13) functions as a pullup resistor. (The 20
ma current loop circuitry, which also provides a signal at that point, is
not altered and can still be used for communication when the EIA-485 channel
is not in use) . The signals are gated through a 4070 (CMOS exclusive-or
gate) to the VMCM's CDP1854 UART Serial Data In (SDI) pin. CMOS serial
signals from the 1854' s Serial Data Out (SDO) pin are inverted by a 4049
(CMOS inverter) and travel through J7 pin 33 to J8 pin 34 to the HSBB.
4.2 Switch Settings and Jumers
4.2. a HSBB Jumper Settin~s:
There are 11 jumpers to install on the HSBB prior to operation.
Jumers 1-3 are always installed for norml use. However, they must
be removed when using a Motorola Evaluation Module (EVM) for debug purposes.
Jl connects the low voltage detection circuit to the microcontroller RESET
pin and must be an open circuit during EVM-assisted debug, to avoid
contention with the EVM circuitry. J2 and J3 connect the microcontroller
crystal to the EXTAL and XTAL pins and must also be removed when using the
EVM, since an external oscillator is required to drive the EVM circuitry
through the test cable length.
Jumers 4-11 select the SAIL addess, which mut match the SAIL
addess on the 8 position swtch on the VKCK serial card. (see section 4.2. b
below) Each jumper can be configured as a "1" (connecting its corresponding
port pin to PA6 which is brought to +5V during intialization) or configured
to a "0" (connecting the port pin to ground). When the jumper connects the
two pins closest to the 68HCll, it is configured as a "1" and when the two
pins furthest from the 68HCll are shorted, a "0" has been chosen. (see
Figure 8)
68HCll
r-Jll~MSBi l 0
=i.
.==.=i.
. i;
. i:
~.=
T J4~LSB
jumpers set to:
B2 (hex) or ;2 (ASCII)
HSBB SAIL ADDRESS JUER
Figue 8.
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Jumpers 4-7 represent the hexadecimal value of the lower order
address digit and J8-Jll represent the hexadecimal value of the upper order
address digit. To calculate the SAIL address from the jumpers; add 30 Hex (=
48 Decimal) to the hexadecimal values shown on the jumpers. Since each
group of four jumpers can show values between 0 (jumpers set to 0000) and 15
(jumpers set to 1111), the addition of 30H results in hexadecimal numbers
between 30 and 3F Hex (equivalent to 48-63 Decimal). Reference to an ASCII
chart to translate the Hexadecimal (or Decimal) numbers to characters will
yield two ASCII characters between "0" and "?". The characters can be any
of the digits 0 through 9 or the characters listed below:
; .( = ? ?
To determine the jumper settings from the ASCII address characters,
reverse the above procedure, i. e. look up the ASCII values on an ASCII
table, subtract 30 Hex or 48 Decimal and set the jumpers to correspond to
the resultant hexadecimal value. Jll is the most significant bit of the
upper order address digit and J7 is the most significant bit of the lower
order address digit.
example 1
jumpers: Jll JI0 J9 J8 J7settings: 1 0 0 0 0
hex values: 8
ASCII values: 38 H (56 D) 37
ASCII chars: 8
SAIL command for data offload
J6 J5 J4
1 1 1
7
H (55 D)
7
= #87R
example 2
jumpers: Jll JI0 J9 J8 J7 J6 J5 J4
settings: 1 0 1 1 0 0 1 0hex values: B 2
ASCII values: 3B H (59 D) 32 H (50 D)ASCII chars: 2
SAIL command for data offload = #; 2R
Figue 9. Sail Address Examples
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4.2. b VMCM Switches:
To operate the HSBB-configured VMCM, three eight-position DIP
switches on the compass board and one eight position DIP switch on the
serial board must be set. The eight-position DIP switch on the serial card
sets the SAIL address, and must conform to the HSBB SAIL address jumper
settings. Positions 1-4 on the switch are the low order SAIL digit
(position 1 - least significant bit) and Positions 5-8 are the high order
digit (position 8 - most significant bit). The address is derived from the
switch setting as described above in section 4.2. a regarding HSBB jumpers
4-11. A "i" is set by the switch being pushed down .on the "on" side with
the red dot pushed up on the "off" side. A "0" is the switch pushed down on
the "off" side. Switches 1-3 on the compass interface board set a variety of
VMCM parameters including the record interval. To ensure the collection of
all available data, this setting must correspond to the data acquisition
interval used by the SAIL controller. Switch Bank 1 determines the record
interval and test interval as described in the EG&G VMCM Model 630 Tèchnical
Manual (Reference 2). In particular, switches 1-4 of Switch Bank 1
determine the record interval which can be set to anyone of sixteen
prescribed periods ranging from 2 seconds to 2 hours. A 2 second interval
is set by putting switches 1-4 all in the OFF position (switch pushed down
on the OFF side) and a two hour interval is set when all 4 switches are in
the ON position. The HSBB power-on sequence sends a 300 baud SAIL command,
#n, (where nand m are the two ASCII SAIL address digits) which instructs
the VMCM to automatically offload data through the serial port at the end of
each record interval. The HSBB will acquire the data and buffer it for
transmission upon receipt of a query from the SAIL controller over the 9600
baud EIA-485 channeL The test interval, which is used with the VMCM SAIL-
diagnostic option, is not relevant to the functioning of the HSBB.
Switch Bank 2 contains the sample interval and the record options
which determine the form of the VMCM data stream. The sample interval ranges
from quarter second steps to 2 second steps and determines the frequency
with which the compass is read and vector flow rates are calculated. The
record options determine the composition of the data stream indicating
whether pressure, temperature, auxiliary voltage, rotor counts, and compass
values are reported along with the NORTH and EAST vector values. Switch
Bank 3 is not used, with the exception of position 8 which identifies the
presence or absence of the AID option.
Note: Changing the data stream requires modification of the HSBB firmware,
however, the record interval can be changed without any HSBB modifications.
4. 3 Cables
The VMCM's configured at W.H.O.I. with High Speed Buffer Boards have
a water tight Brantner Connector in the end cap (special order Dual SAIL
Penetrator #6620-001). Four sockets are provided for four wir~
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communication (see figure 10). Contacts 2 and 4 are used for 20 milliamp
current loop SAIL and contacts 1 and 3 are used for EIA-485 telemetry (or
FSK communication in FSK-configured VMCM' s) .
The mating connector is Brantner number VMG-4-FS which can be ordered
in an ether base polyurethane and fitted with a G-FLS-S locking sleeve. Pin
1 is 14 gauge an~ pins 2, 3, and 4 are 16 gauge. Pin 1 has been used as -D
and pin 3 as D for the EIA-485 lines.
CONTACT NO I
COlH: .2
CONT. 3 .
DAl"E
DRAFT ê.
CHECKED "
.i
.
..
APPVD ,
SCALE
WOODS HOLE OCEANOGRAHIC INSfITUTION
~ . BUOY GHOUP ENGINEERING \!
V Me ¡VI SA /L C 473L£
EIA l.¿i5/FSf( / CURí?Ú1/' LCOP
./ .
DWG. NO. /01'17. 211 REV. SHEET Of
Figue 10. VMCM End Cap Connector
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4.4 Progra1ng the EEOM
The HSBB firmware is stored in the MC68HCll' s 2 kilobytes of EEPROM,
which resides at memory locations F800-FFFF Hex. The code was written with a
text editor, assembled and linked on an IBM compatible computer with the
68Cll Assembler by 2000 A.D. Software, and downloaded to the microcontroller
in Motorola S19 format. The linker was instructed to locate the code at
address F800.
To download code to the HSBB, it is necessary to have a P. C., a
terminal emulator program, a serial port to DB25 socket cable, and a
Motorola Evaluation Module (EVM) which comes with the EVug Monitor and
programing sockets. The 68HCll' s are socketed on the HSBB for ease of
programing and replacement.
The MC68HCllA2 must be inserted in the DIP programing socket on the
EVM for erasure, programing and verification. (Early versions of the EVM
had a trace missing to the ground pin on the DIP programing socket. This
should be checked if any difficulty arises.)
The instructions for code assembly and linking and EEPROM erasure,
programing, and verification are shown in Appendix 5. They give the
commands for use with the Kermit terminal emulator which was distributed by
Motorola to EVM purchasers.
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4.5 Testing the HSBB-configued VKCK
The following equipment is useful for testing the HSBB-configured VMCM:
VMCM EIA-485 endcap connector
EIA-485 to EIA-232 conversion box
computer with EIA-232 (COM) port
EIA-232 breakout box
VMCM card extender
Test software
Figue 11.
The breakout box can be used to provide an appropriate interface
between the computer and 485/232 conversion box. * Test software for
an IBM compatible computer, developed under Microsoft Quick Basic
Version 4.5 is listed in Appendix 2.
For the NEC Powermate 386 and Acromag Converter Model 4SCC-TMM- 1, the
connection is as follows: cross pins 2 and 3, cross pins 4 and 5, and
connect pin 8 from the conversion box side to pins 6 and 20 on the computer
side.
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4 _ 6 Revising the HSBB Firmare
The Motorola EVM can be used for emulation while making revisions' to
the HSBB firmware. HSBB jumpers 1. 2, and 3 can be removed to allow the use
of the EV with an external oscillator.
V SUGGESTIONS FOR FU RESIONS
Any future production runs of the HSBB can incorporate the following
changes:
1. The XC68HC8llE2 microcontroller should be used and the low voltage
detection circuitry can be eliminated.
2. The artwork can be revised to label the MSB and LSB on the address
jumpers (J4-Jll) and also to label the position of the "0" and "1"
connections.
3. The design can be changed to eliminate one of the two crystals which
would reduce power consumption.
- 22 -
References
1. Fucile, Paul and Valdes, James, "An FSK Telemetry.Module for Vector
Measuring Current Meters", Technical Report WHOI-87 -55.
2. EG&G Environmental Equipment Division, Sealink Systems, Vector
Measuring Current Meter Model 630 Reference Manual", May 1982.
3. EG&G Environmental Equipment Division, Sealink Systems, "Vector
Measuring Current Meter SAIL/Diagnostic Manual", May 1982.
4. Electronic Industries Association, "Standard for Electrical
Characteristics of Generators and Receivers For Use In Balanced
Multipoint Systems (EIA-485)", April 1983.
5. Weller, Robert, Research Proposal, "The Role of Surface Waves in
Determining Near-Surface Structure", June 1987.
- 23 -
Acknowledgments
We would like to thank Bob Weller, Al Plueddemann, Melora Park, Paul
Fucile, Ed Mellinger and Steve Liberatore for ideas and assistance in the
development of the HSBB.
- 24 -
APPENDIX i
HSBB FIRMARE
; hsbbfl i p. asm
;by Robin e. Singer
;July 3, 1989
;This is the version for the test cruise - sending 8 extra
; characters for d i agnost i c purposes. They wi 11 be sent
; before the eR LF ETX when the hsbb recei ves #nmR.
;This version resynchs again if it receives two #79's
; before it has recei ved any characters from the vmcm
;after a resynch.
; The ei ght extra characters wi 11 be as fo 11 ows:
1) freeze" pointer when #79 received
2) freeze pointer when #nmR received
3,4,5) posn of inptr (ptr for incoming vmcm data) when #79 rcv'd
6,7,8) posn of inptr when #nmR received
-inptr posn is: buffer no. followed by 2 dig. hex no.
showi ng the pos it ion in the buffer
;The commands that the central SAIL computer can send to the
; hsbb are as fo 11 ows:
#nmR to get the vmcm whose addr is nm to send data
#79 to tell the vmcms to freeze i. e. store a poi nter
to the most recently filled buffer
#20 to tell the vmcms to reset (for synchron i zat ion)
; uart regi ster addresses
LeR
LSR
MeR
DLL
DLM
RBR
THR
EQU
EQU
EQU
EQU
EQU
EQU
EQU
$9003
$9005
$9004
$9000
$9001
$9000
$9000
;line c~ntro1 reg.
; 1 i ne status reg.
;modem control reg.
;baud rate divisor latch 1.s. byte (when LCR(7)=I)
;"" " "m.s. byte (when LCR(7)=I)
;receiver buffer register (when LCR(7)=0)
;transmitter holding register (when LeR(7)=0)
;hcll sci regi ster addresses
ReVDAT EQU $102F
TXDA T EQU Sl02F
seON 1 EQU SI02e
SeON2 EQU Sl02D
SST A T EQU S102E
BAUD EQU S1028
;ASei I constants
ATTN EQU S23
ETX EQU S03
;memoryallocation constants
STRLN EQU
DATALN EQU
BUFFLN EQU
BORG EQU
33 ; vmcm stri n9 1 ength and size of data buffers
30 ; 1 ength of stri n9 wi thout cr 1 f etx1+33+33+33 ;3 buffers + extra byte
$FF -BUFFLN+$800 ; buffer ori gi n at highest RAM 10c
- ; wi 11 be added to F800 by -1ocator
25
;port addresses for digital i/o
PORTA EQU
PORTD EQU
PORTE EQU
$ 1000
$ 1 008
$IOOA
; port A data regi ster
;port D data regi ster
;port E data register
; timer/counter regi ster addresses
TMASK2 EQU $1024
TFLAG2 EQU $1025
; set up stack in RAM between $36 and $64
;added to F800 this yields $36ORG $836
RMB 40
stack: RMB 1
; reserve space for vari abl es
inptr: RMB 2
outptr: RMB 2
i ptrno: RMB I
optrno: RMB 1
dig1 : RMB 1
d i g2: RMB 1
frz79 : RMB 1
frznm: RMB 1
i n79: RMB I
i np 79 : RMB 2
i nnm: RMB 1
i npnm: RMB 2
fl ag : RMB I
fl ag2: RMB I
; stack grows down from $5E
; poi nter to buffer for recei vi ng
; po inter to buffer for send i ng out
;buffer number for in poi nter
;buffer number for out poi nter
;first digit of SAIL address
;second digit of SAIL address
; freeze buffer poi nter when #79 sent
; freeze buffer poi nter when #81 sent
;inptr buffer no. when #79 sent (ascii hex)
; inptr buffer posn when #79 sent
; i nptr buffer no. when #nmR sent
; i nptr buffer posn when #nmR sent
;flag to indicate that vmcm has responded
;flag to indicate that this is 2nd #79
;set up buffers at highest on-board RAM locations i.e. $9B to $FF
;added to F800 this yields 9BORG BORG
buff 0 : RMB STRLN
buff! : RMB STRLN
buff2 : RMB STRLN
endbuf: RMB I
ORG $00
;initialization
SEI
LDS #stack
JSR buffinit
JSR sailinit
LDAA #$00
STAA fl ag
STAA fl ag2
JSR ser init
JSR ctrdelay
JSR prepvmcm
JSR startvmcm
CLI -
;last location in RAM i.e. $FF
;start code at F800 using linker
;disable interrupts
; set stack poi nter
;initialize buffer pointers
;find out SAIL address from jumpers
; i ndi cate that we have just started
; or restarted
; and no #79 wi thout vmcm char in
;initialize serial ports (sci and uart)
;wait about half a second
; prepare the vmcm
;tell it to send data every 2 sec.
;enable interrupts
26
;take in characters from 82C50 SIN line till a # sign is available
;when # is received find out what command has been sent
;and respond accordingly
ch kda:
got# :
gotdl:
gotd2 :
not r:
bg:-
got7 :
put2:
not9 :
JSR da ;check if data available i.e. char in A
CMPA #$00
BEQ chkda
CMPA #ATTN ; is ita #
BNE chkdaJSR da ; recei ved a #, get next char
CMPA #$00
BEQ got#
CMPA #ATTN ; is it another #
BEQ got#CMPA #$37 ;is it a 7
BEQ got7
CMPA #$32 ; i sit a 2
BEQ got2
CMPA digl ;is it digit I of the SAIL address
BNE chkda
JSR da
CMPA #$00BEQ gotdl
CMPA #ATTN ;is it a #BEQ got#
CMPA dig2 ;is it digit 2 of the SAIL address
BNE chkda
JSR da
CMPA #$00
BEQ gotd2
CMPA #ATTN ; i sit a #
BEQ got#
CMPA #$52 ; is it an RBNE not r
JSR sendbf
BRA chkda
BRA got#
JSR da
CMPA #$00
BEQ got7
CMPA #ATTN
BEQ got#CMPA #$39 ;is it a 9
BNE not9
JSR freeze ;store which buffer to send at next #nmR
LDAA fl ag
CMPA #$0 IBEQ be
LDAA fl ag2
CMPA #$02 ; i sit the 2nd #79 wi thout a vmcm response?
BNE put2JSR synch
LDAA #$02
STAA fl ag2BRA bc
CMPA dig2; i f dig! was a 7 thi s might be a SAIL addr.BNE bc
LDAA dig!
27
CMPA
BEQ
bc : BRA
got2: JSR
CMPA
BEQ
CMPA
BEQ
CMPA
BNE
JSR
notO: CMPA
BNE
LDAA
CMPA
BEQ
BRA
#$37
gotd2
not r
da -
#$00
got2
#ATTN
bg
#$30
notO
synch
dig2
be
digl
#$32
gotd2
bc
;is digl a 7? .
; i f so we got the SAIL address
; same as BRA to chkda
;is it a 0
; resynehroni ze by resetting the vmem
; i f digl was a 2 thi s might be a SAIL addr.
; i s dig 1 a 21
; i f so we got the SAIL address
buffinit:
;buffer pointer initialization routine
LDX
STX
LDAA
STAA
RTS
#buffO
i nptr ; fi rst poi nt to buffer 0
#00
iptrno ;in pointer is starting at 0
sailinit:
;routine to read SAIL address from jumpers
LOX
BSET
LDAA
LOX
ANDA
ADDA
STAA
LDAB
LDX
ANDB
LSRB
LSRB
ADDB
STAB
LDX
BCLR
# PORTA
0,X,$40
#$OF
#PORTE
X
#$30
dig2.
#$3C
#PORTD
X
; set PA6
;now A has dig2
; turn it to ASC I I
#$30
digl
#PORTA
0,X,$40
;now B has digl
; turn it to ASC I I
;elear PA6
;serial port initialization routine - 68hell sei and 82C50 uart
;initialize the uart to 9600 baud, no parity, one stop bit, 8 data bits
;initialize the sei to 300 baud, no parity, one stop bit, 8 data bits
ser init:
;inTtialize hell sei
LDAA
LDAA
STAA
LDAA
STAA
LDAA
STAA
#$35
#$16
BAUD
#$00
SCON i
#$2C
SCON2
; set 300 baud for EVM 8M erysta 1
; set 300 baud - for targ 3.684 erysta 1
;enable receive interrupt
28
;initialize uart
LDAA
STAA
LDAA
STAA
LDAA
STAA
LOAA
STAA
RTS
#$83
LCR
#$18
DLL
#$00
DLM
#$03
LCR
; chooses pari ty, stop, data bi ts and sets DLAB
; for 9600 baud
. "
,
; bri ng OLAB back to 0 for access to RBR and THR
; rout i ne to delay about 1/2 second
ctrdel ay: LOX #0
not over: LOAA TFLAG2
ANOA $80
BEQ not over
STAA TFLAG2
INX
CPX #51
BLT not over
RTS
;routine to send characters to the vmcm to prepare it for its address
prepvmcm: LOAA
JSR
JSR
RTS
#ATTN
sendchar
sendchar
; rout i ne to send #nmR to the VMCM to start ; t goi ng
startvmcm: JSR
LOAA
JSR
RTS
addr
#$52
sendchar
i rout; ne to send vmcm a # and its SAI L addr
addr: LDAA
JSR
LOAA
JSR
LDAA
JSR
RTS
#ATTN
sendchar
digl
sendchar
dig2
sendchar
; rout; ne to send out the character in the accumul ator through
; the 68HCll seri a 1 port (sci).
sendchar:
cktc:
LOAB SSTAT ; read status
BITB #$80
BEQ sendchar
STAA TXOA T
LOAB SSTAT
BITB #$40
BEQ cktc
RTS
29
newbuf:
; buffer bookeepi ng rout i ne
ok:
PSHB
PSHX
PSHY
LOAB i ptrno
INeB
eMPB #$03
BNE ok
LOAB #$00
STAB i ptrno
LOX #btable
ABX
ABX .
LDY X
STY i nptr
PULY
PULX
PULB
RTS
; in poi nter number into B
; buffers are 0, 1,2 - if 3 wrap to O.
; address of buffer table
;add 2*iptrno (2 bytes in addr)
; rout i ne to send out the character in A vi a 82e50 SOUT
sendit: PSHA
PSHB
loop: LDAB
BITB
BEQ
LDAB
STAB
STAA
chkemp: LDAB
BITB
BEQ
LDAB
STAB
PULB
PULA
RTS
LSR
#$20 ; TRH empty?
loop
#$02 ;lower rts (-xmit) for use by 485 circuit
MeR
THR
LSR
#$40 ;TEMT true? i.e. transmitter empty?
chkemp
#00 ; bri ng rts (- xmi t) back up
MeR
;routine to see if a char is available by checking the data
; ready bi tin the 82e50 1 i ne status regi ster. I f no char
; is available a 00 gets sent back in accumulator A. If
; a char has been recei ved i ti s sent back in A.
da: LOAA
ANDA
BEQ
LDAA
RTSret:
LSR
#$01
ret
RBR
;routine to send out the last previously frozen buffer
; vi a the 82C50 uart.
sendbf: LDD
JSR
STAA
outptr
convbufno
frznm
30
LDD i nptr
JSR convbufno
STAA innm
LDD inptr
JSR convposn
STD i npnm
LOAA #ATTN
JSR sendit
LOAA dig!
JSR sendit
LOAA dig2
JSR sendit
LOAA #$52
JSR sendit
LOAB #OATALN
LOX outptr
t loop: LOAA X
JSR sendit
INX
OECB
BNE tloop
LOAA frz79
JSR sendit
LOAA frznm
JSR sendit
LOAA in79
JSR sendit
LOO i np79
JSR send it
TBA
JSR send it
LOAA innm
JSR sendi t
LOO i npnm
JSR send it
TBA
JSR sendit
LOAA #$00
JSR sendi t
LOAA #$OA
JSR sendi t
LOAA #ETX
JSR sendit
RTS
; fi rst echo #nmR
; vmcm data stri ng 1 ength
;find out the buffer no. from the pointer in 0
;and put it in A
convbufno: CPO #buffl
BL T bzero
CPO #buff2
BLT bone
LOAA #$32 ; it is buffer 2 so send a 2
RTS
bone: LDAA #$31 ; it is buffer ! so send a 1
RTS
bzero: LDAA #$30 ; it is buffer 0 so send a 0
RTS
31
convposn: CPO #buff1
BL T bz
CPO #buff2
BLT b
SUBO #$00
BRA all b
b : SUBO #$BC
BRA all b
bz: SUBO #$9B
all b: TBA
ANDB #$OF
CMPB #$09
BLE 1 ess
ADOB #$37
BRA 1 sd
1 ess: AOOB #$30
lsd: ANOA #$FO
CLC
RORA
RORA
RORA
RORA
CMPA #$09
BLE lte
ADDA #$37
BRA rtn
1 te: ADOA #$30
rtn: RTS
;make it a number between 0 and 31
;make it a number between 0 and 31
;make it a number between 0 and 31
; actua 11 y fi tin A so copy it into B too
;is it A-F?
;make it 'A' through 'F'
;least signif digit
;most signi f digi t'
synch:
; rout i ne to synchroni ze the vmcml s after recei vi ng #78
LOX #PORTA
BSET 0, X, $10
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
BCLR O,X,$IO
JSR ctrde 1 ay
RTS
; power on reset wi 11 occur and
; the program wi 11 start over
; the freeze routine stores in outptr, the buffer poi nter to
; the most recently filled buffer, for sending data to the
; SAIL controller on next receipt of #nmR.
freeze: LOAB
OECB
BPL
L:DAB
i ptrno
notOO
#$02 ; if buffer 0 wrap around down to buffer 2
32
notOO: LOX #btab 1 e
ABXABX ;adding 2*(iptrno-l) since 2 bytes in addr
LOY X
STY outptr; th is buffer ptr used for synopt i c freeze
LOO outptr
JSR convbufno ; puts asci i for buffer no. in A
STAA frz79
LOO i nptr
JSR convbufno
STAA in79
LOO i nptr
JSR convposn ; puts asci i for posn in 0 - msb in B
STO inp79
RTS
;this is the interrupt service routine for the sci receive int
rcvi nt: PSHA
PSHX
LOAA
LOAA
LOX
STA
INX
STX
eMPA
BNE
LOAA
STA
JSR
LOAA
STAA
return: PULX
PULA
RTI
SSTAT
ReVOA T
i nptr
X ;use inptr as pointer and store char
i nptr
#$OA
return
#ETX
X
newbuf
#$01
fl ag
;is it line feed? (should be 32nd char)
; branch if not 1 f
;end of text as per SAIL protocol
;otherwi se go to next buffer
btab 1 e: FOB buff 0FOB buff!FOB buff2
ORG
RCVV: FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
FOB
$0706
rcvi nt
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
chkda
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FOB chkda
FOB chkda
FOB chkda
FOB chkda
ORG
RSET: FOB
$07FE
$F800
;becomes FFFE since linked at F800
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APPENDIX 2
PC TEST SOFTWARE
DECLARE FUNCTION rec% ()
DECLARE FUNCTION aok% (strng$)
i T esthsbb. bas
i December 29, 1989
i Robin C. Singer
i Test program for hsbb' s. (Assumes a 2 second data peri od).
DEFINT A-Z
CONST TRUE = -1
CONST FALSE = 0
CONST CLR$ = 11
COMMON SHARED prevrec$, th i srec$, start i ng
freez$ = "#79"
synch$ = "#20"
respons$ = 1111
starting = TRUE
rrsp = TRUE
CLS
LOCATE 8, 17
PRINT "Testi ng the High Speed Buffer Board"
sai 1 $ = 11 11 .
WHILE (LEN(sail$) () 2)
LOCATE 11, 1
INPUT "Enter SAIL address of HSBB (2 ASCII digits): ", sailS
IF (LEN(sail$) () 2) THEN
LOCATE 11, I
PRINT CLR$
END IF
WEND
addr$ = "#" + sai 1 S + "R"
comportS = "0"
WHILE (comportS () "1") AND (comport$ () "2")
LOCATE 12, 1 .
INPUT "Whi ch COM port? enter I or 2: ", comportS
IF (comportS () "1") AND (comportS () "2") THEN
LOCATE 12, 1
PRINT CLR$
END IF
WEND
count = 0
WHILE (count = 0) OR (count ( -1)
LOCATE 13, 1
INPUT "How many queries before resynch? (pos. into or -1 for no resynchs): " quer
count = VAL(queries$)
I F count = 0 THEN
LOCATE 13, I
PRINT CLR$
END IF-
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WEND
brc$ = " "
WHILE brc$ () "y" AND brc$ () "V" AND brc$ (~ "N" AND brc$ () "n"
LOCATE 14, I
INPUT "Turn on bad record counting? (y/n): ", brc$
IF brc$ () "y" AND brc$ () "V" AND brc$ () "N" AND brc$ () "n" THEN
LOCATE 14, 1
PRINT CLR$
END IF
WEND
CLS
IF brc$ = "V" OR brc$ = "y" THEN
LOCATE 12, 18
PRINT "Press ESC to get bad count record"
END IF
LOCATE 14, 22
PRINT "Press ESC to exit"
LOCATE 16, 20
PRINT ""
, Open communications (9600 baud, no parity, 8-bit data,
, I stop bit, 256-byte input buffer)
IF comportS = "1 II THEN
OPEN IICOMI:9600,N,8,1" FOR RANDOM AS #1 LEN = 256
END IF
IF comportS = 11211 THEN
OPEN "COM2:9600,N,8,III FOR RANDOM AS #1 LEN = 256
END IF
badcount = 0
counter = 0
tick = FALSE
ON TIMER(I) GOSUB ticktock
TIMER ON
DO
KeyInputS = INKEVS ' Check the keyboard.
IF KeyInput$ = CHR$(27) THEN ' Exit the loop if the userEXIT DO ' pressed ESC
ELSE
IF tick = TRUE THEN
PRINT #1, freezS;
PRINT freez$;
tick = FALSE
IF rrsp = FALSE THEN 'haven't yet received response
badcount = badcount + I
ELSE
rrsp = FALSE
END IF
I F counter = count THEN
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counter = 0
PRINT synch$;
PRINT #1, synch$;
ELSE
counter = counter + 1
END IF
WHILE tick (~ TRUE
WEND
PRINT #l, addr$;
PRINT addr$;
tick = FALSE
END IF
IF NOT EOF(I) THEN
C$ = INPUT$(LOC(I), #1)
PRINT C$;
IF respons$ = "" THEN
respons$ = C$
ELSEIF (INSTR(C$, CHR$(3)) = 0) THEN
respons$ = respons$ + C$
ELSE
respons$ = respons$ + LEFT$(C$, INSTR(C$, CHR$(3)))
rrsp = TRUE
chckrsp = aok(respons$)
IF chckrsp = FALSE THEN
badcount = bad count + I
IF badcount ~ 30000 THEN
badcount = 30000
END IF
END IF
prevrec$ = thi srec$
thisrec$ = RIGHT$(LEFT$(respons$, 10), I)
chkrec = TRUE
chkrec = rec
IF chkrec = FALSE THEN
rcount = rcount + I
IF rcount ~ 30000 THEN
rcount = 30000
END IF
END IF
respons$ = ""
END IF
END IF
END IF
LOOP
PRINT ""
PRINT ""
IF brc$ = "V" OR brc$ = "y" THEN
PRINT "Number of ski pped or incorrect responses: n;
PRINT STR$ (badcount)
PRINT "Number of non-consecuti ve record numbers: ";
PRINT STR$ (rcount)
ELSE
PRINT "Hit ESe again to return to DOS"
END IF
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CLOSE f End communications.
DO
KeyInput$ = INKEY$ , Check the keyboard.
IF KeyInput$ = CHR$(27) THEN ' Exit the loop if the userEXIT DO ' pressed ESC
END I F
LOOP
END
ticktock: tick = TRUE
RETURN
FUNCTION aok (strng$)
aok = TRUE
IF RIGHT$(LEFT$(strng$, 10), 7) = IIRFOOOOI" THEN
- firstrec = TRUE
ELSE
firstrec = FALSE
END IF
IF ((LEN(strng$) (~ 45) AND (firstrec = FALSE)) THEN
aok = FALSE
END IF
IF ((RIGHT$(strng$, 3) (~ (CHR$(13) + CHR$(10) + CHR$(3))) AND (firstrec = FALSE)) THEt
aok = FALSE
END IF
IF RIGHT$(LEFT$(strng$, 6), 3) (~ "RFOII THEN
aok = FALSE
END IF
END FUNCTION
FUNCTION rec
rec = TRUE
IF starting = FALSE THEN
SELECT CASE thi srec$
CAS E II 1" TO II 9 ", II B II TO II F II
IF (ASC(thisrec$) - ASC(prevrec$)) (~ 1 THEN
rec = FALSE
END IF'
CASE "011
IF prevrec$ (~ "FII THEN
rec = FALSE
END IF
CASE "A"
IF prevrec$ (~ "9" THEN
rec = FALSE
END IF
END SELECT
END IF
starting = FALSE
END FUNCTI ON
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~PPENDIX 3
Parts List - HSBB
circui t
Element Quanti ty Description
Manufacturer /
Part Number
U1 1U2 1U3 1U4 1US 1
Quad Buffer/Line Driver MM74HC240N
Low Power CMOS Op Amp ICL7611BCPA
CMOS UART/Baud Rate Generator CP82CSOA-5
Octal D Latches MM74HC373N
CMOS Microcontroller MC68HC11A2**
**replace with XC68HC811E2
Hex Inverters MM74HC04N
Quad 2 Input Nand .Gates MM74HCOON
voltage Detector Seiko S80S4HN
3.6864MHz Microproc. Crystals FOX 0368S
General Purpose Rectifiers 1N4002
P channel FET' s Supertex VP0206N3
N channel FET's Supertex VN0104N3
NPN transistor 2N3904
47 K ohm 1/4 watt 5% carbon film resistors120 ohm II12 K ohm IIlS K ohm II1 Megohm II120 K ohm II470 ohm II2 0 K ohm II10 Megohm II
U6 1U7 1U8 1Y1 i Y2 2
D1-DS SQ1, Q3 .2Q2 i Q4 2QS ;i
R1 i R4 i RS i R8 4
R2 i R3 i R6 i R7 4R9 1R11 1
R12 i R17 2
R13,R1S 2R14 1R16 1R18 1
R19 , R2 0 ,
R21,R22 4R23 1R24 1R2S 1R26 1R27 1
C1, C9, C10, C11
C12 , C13 , C14 7
C4 , CS, C6,C7 , C8 S
Jl-J11 11
8 . 2 K ohm
10K ohm
4 . 7 K ohm
1. 87 K ohm
10 ohm
100 ohm
.1 microfarad ceramic CKOSBX104K capacitors
20 picofarad mica CMOSED200J03 capacitors
Jumper headers and jumpers
headers: Digikey WM40xx
jumpers: AMP SHUNT S31220-3
Parts List - Resynchronization Module
Quanti ty Description Manuf acturer / PartNumbe r
1 CMOS Dual Monostable Multivibrator (RCA) CD4098BE
1 P Channel HexFET Transistor IRF9530
1 1 Pin Connector (Plug and Socket) Molex
1 24 inches 24 gauge hookup wire
2 DB-9 Board Mountable Connectors (Plug and Socket)
1 1.499 Megohm 1/4 watt 1% Resistor
1 2 microfarad mica capacitor (2 1 microfarad in parallel)
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APPENDIX 4
Layout Drawing
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APPENDIX 5
Instructions for assmbling. linking.
and EEPROM programming.
assemble:
x68cll
D
CR
HSBBFLIP. ASM
HSBBFLIP.OBJ
link: link
HSBBFLIP.OBJ
F800
CR
HSBBFLIP.S19
CR
1
download:
kermi t
set port 1
set baud 9600
connect
power on EVM
hit Master Reset Switch S3
EVMug Monitor prompt should appear
load t
Control J C
type hsbb. s19 ~ coml
connect
CR
exi t kermit: Control J C
quit
program EEPROM:
Use the procedure in the attached pages
to erase the EEPROM, then program it, then
download again and verify.
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3.7.2 Erasing
EEPROM MCU erasing is accomplished by the use of either the BULK or ERASE commands.
These commands allows the user to erase memory locations in the MCU internal EEPROM.
To perform the EEPROM MCU erasing procedure, perform the following:
a.
b.
c.
d.
.
e.
1.
Place EVM programming switches S4 and S5 to the RST and OFF positions,
respectively.
Insert MCU device into the EVM programming socket (U32/U56).
Apply power via the programmer power switch (S5). Switch is placed to the
PWR position.
Press EVM MASTER RESET switch S3.
Place the programmer reset switch (S4) from the RST (reset) position to the
OUT position. This removes the reset condition applied to the MCU, and
enables the MCU to be erased.
Enter the applicable erase command (BULK or ERASE) via the terminal
keyboard. After entering the erase command, the EVM will erase the EEPROM
MCU contents within the specified start and ending address.
g. Place programming switches S4 and S5 to the RST and OFF positions,
respectively.
h. Remove MCU device from programming socket.
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M68HC11 EVM
ERASE Erase Bytes ERASE
3.6.7 Erase Bytes
ERASE -istarting address;: (-iending address;:)
The ERASE command allows the user to erase individual bytes of the programmed MCU
internal EEPROM.
Prior to entering this command, the user must follow the EEPROM erasing procedure as
described in paragraph 3.7.2. This procedure removes the reset condition applied to the
MCU, and enables the MCU EEPROM to be erased.
The ERASE command is now entered via the terminal keyboard to erase the MCU EEPROM II "
contents. No messages wil be displayed on the terminal CRT upon completion of the erase
operation, only the EVMbug prompt is displayed.
On MC68HC11 AO, A 1, and A8 devices byte erasing the configuration (CON FIG) register
($103F) cannot be performed because the CON FIG register is bulk erase only.
EXAMPLES DESCRIPTION
;:ERASE B600 B602
;:
Erase MCU EEPROM contents B600 thru B602.
Prompt indicates erase sequence completed.
;:ERASE B600 B602
M68HCll NOT BLANK
;:
Erase MCU EEPROM locations B600 thru B602.
Message indicates data stored in specified
EEPROM locations is not blank.
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3.7.3 Programming
3. ." EEPROM MCU programming is accomplished by the use of the PROG command. This
L 'l. command allows the user to program the MCU internal EEPROM. To perform the EEPROM
MCU programming procedure, perform the following:
" a. Place EVM programming switches S4 and S5 to the RST and OFF positions,
respectively.
b. Insert MCU device into the EVM programming socket (U32/U56).
:; c. Apply power via the programmer power switch (S5). Switch is placed to the
PWR position.
d. Press EVM MASTER RESET switch S3.
Place the programmer reset switch (S4) from the RST (reset) position to the B
OUT position. This removes the reset condition applied to the MCU, and
enables the MCU to be programmed.
1. Enter PROG command via the terminal keyboard. After entering the PROG
command, the EVM wil check the EEPROM MCU contents within the specified
start and ending address. If any EEPROM MCU locations are not empty, the
EVM monitor wil prompt the user with a message to either continue the
programming sequence or exit the PROG command. A 'RETURN' entry wil
continue with the programming operation, while any other character will exit the
PROG command. This allows changes to be made to already programmed
devices. During the programming operation, the terminal CRT display is
updated with each address being programmed. Upon completion of the
programming sequence, the sequence is automatically verified and'the status is
displayed on the terminal CRT.
e.
g. Place programming switches S4 and S5 to the RST and OFF positions,
respectively.
h. Remove MCU device from programming socket.
Ii \
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PROG Program PROG
a
EXAMPLES DESCRIPTION
I
:;PROG B600 B7FF
BXXX
Program data from user memory locations
B600-B7FF into MCU EEPROM locations
B600-B7FF. Display address BXXX updated
for each location programmed.
MC68HCll NOT BLANK
ENTER RETURN TO CONTINUE
mE TURN)
BXXX
. ~RIFY COMPLETE
Message indicates data is stored at memory
locations B600-B7FF. RETURN key depressed
to program new data over old data. BXXX
is updated for each location programmed.
Message indicates programming sequence was
successful.
:;PROG B600 B7FF AA
BXXX
Block fill hexadecimal
MCU EEPROM locations
address BXXX updated
programmed.
data value $AA into
B600-B7FF. Display
for each location
MC68HCll DOES NOT VERIFY
:;
Message indicates programming sequence did
not verify correctly.
i
I
4
VERIFY COMPLETE
:;
Message indicates programming sequence was
successful.
When programming the configuration register a "MC68HC11 DOES NOT VERIFY" message
is always displayed on the terminal CRT. This is because the configuration register cannot
be read without resetting the MCU. To check proper programming of the configuration
register, first reset the MCU via the programmer reset switch S4, and then copy the location
into RAM. The configuration register is then verified visually.
:;PROG l03F l03F OE
l03F
Program hexadecimal data value $OE into
MCU configuration register at location
$103F.
MC68HCll DOES NOT VERIFY
:;
Message indicates programming sequence did
not verify correctly.
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